RECEIVED CENTRAL FAX CENTER

SEP 2 0 2005

FACSIMILE TRANSMISSION TO THE UNITED STATES PATENT AND TRADEMARK OFFICE

DATE:	9/20/2005		
RE:	Serial No.:	10/020,019	
	Docket No.:	NL00 0667	
TO:	Examiner:	Brett J. BUEHL	
	Art Unit:	2183	
	Fax Number:	(571) 273-8300	
FROM: Michael J. Ure, Reg. No. 33,089			
	Telephone:	(408) 474 - 9077	
TRANSMISS	ION INCLUDE	ES: <u>37</u> Pages (including cover sheet)	
Appeal Brief (in triplicate) –	12 pages	
·			
		β	
I hereby co	CERTIFICAT crtify that this correspond the number listed above	E OF TRANSMISSION UNDER 37 CFR 1.8 Indence is being facsimile transmitted to the Patent and Trademark	
on	1/20. 20	005 by	
	1	Daniel L. Michalek	

PHILIPS ELECTRONICS NORTH AMERICA CORPORATION
Intellectual Property & Standards
1109 McKay Drive M/S-41SJ
San Jose, California 95131
Telephon Number: (408) 474-9066

Fax Number: (408) 474-9080

RECEIVED CENTRAL FAX CENTER

SEP 2 0 2005

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Before the Board of Patent Appeals and Interferences

In re the Application

Inventor

Pessolano

Application No.

10/020,019

Filed

December 7, 2001

For

DIGITAL SIGNAL PROCESSING APPARATUS

APPEAL BRIEF

On Appeal from Group Art Unit 2183

Date: September 20, 2005

By: Michael Ure Attorney for Applicant Registration No. 33,089

Certificate of Fax/Mailing Under 37 CFR 1.8

I hereby certify that this correspondence is being faxed to (571) 273-8300 or deposited with the United States Postal Service as first class mail in an envelope addressed to the COVIMISSIONER FOR PATENTS, Mail Stop Appeal, P.O. BOX 1450 ALEXANDRIA, VA 22313 on September 20, 2005.

Daniel L. Michalek

(Name)

(Signature and Date)

TABLE OF CONTENTS

		Page
I.	REAL PARTY IN INTEREST	3
п.	RELATED APPEALS AND INTERFERENCES	3
III.	STATUS OF CLAIMS	3
IV.	STATUS OF AMENDMENTS	3
V,	SUMMARY OF THE CLAIMED SUBJECT MATTER	3
VI.	GROUNDS OF REJECTION TO BE REVIEWED ON	
	APPEAL	5
VП.	ARGUMENT	6
VIII.	CONCLUSION	8
	APPENDICES: THE CLAIMS ON APPEAL	9
	RELATED PROCEEDINGS	
	EVIDENCE	

TABLE OF CASES

NONE

I. REAL PARTY IN INTEREST

The real party in interest is the assignee of the present application, Koninklijke Philips Electronics N.V., and not the party named in the above caption.

II. RELATED APPEALS AND INTERFERENCES

With regard to identifying by number and filing date all other appeals or interferences known to Appellant which will directly effect or be directly affected by or have a bearing on the Board's decision in this appeal, Appellant is not aware of any such appeals or interferences.

III. STATUS OF CLAIMS

Claims 1-3, 5-11, 13 and 14 are pending. All of these claims stand finally rejected, and form the subject matter of the present appeal.

IV. STATUS OF AMENDMENTS

All amendments have been entered. No amendment after final rejection has been submitted.

V. SUMMARY of the CLAIMED SUBJECT MATTER

The present invention relates to a data processing arrangement having multiple instruction execution units in which control of at least some of the execution units is a combination of global control and local control. Such a processing arrangement is illustrated in Fig. 5 of the specification and described, *inter alia*, in the paragraph

bridging pages 8 and 9 of the specification. Fig. 5 may be contrasted with the prior art arrangement of Fig. 2b. Compared with conventional arrangements, the invention results in increased performance because it is easier to keep the functional units busy.

Furthermore, fewer program memory accesses are required, resulting in lower power and lower memory bandwidth requirements.

Independent claim 1 relates to a digital signal processing apparatus for executing a plurality of operations, including a plurality of functional units wherein each functional unit is adapted to execute operations, and control means for controlling said functional units. The control means comprises a fetch unit, a decode unit, and a plurality of control units responsive to said decode unit. At least one control unit is operatively associated with a respective functional unit for controlling its function, including controlling a number of repetitions of execution of its function, and each functional unit is adapted to execute operations in an autonomous manner under control of the control unit associated therewith.

Independent claim 10 relates to a method for processing digital signals in a digital signal processing apparatus having a plurality of functional units wherein each functional unit is adapted to execute operations. The functional units are controlled by control means including a single fetch unit, a single decode unit and a plurality of control units. At least one control unit is operatively associated with a respective unit so that each functional unit is able to execute operations in an autonomous manner under control of the control unit associated therewith, the control unit controlling a number of repetitions of execution of its associated functional unit.

VI. GROUNDS of REJECTION to be REVIEWED ON APPEAL

The issues in the present matter are whether:

Sep 20 2005 2:00PM

1. claims 1-3, 5-11, 13 and 14 are anticipated by White.

Applicant acquiesces in the rejections of claims 5 and 14 under USC 112, second paragraph. No review of these rejections is sought.

VII. ARGUMENT

I. Rejection of Claims 1-3, 5-11, 13 and 14 as anticipated by White

White discloses a "superscalar" microprocessor, i.e., incorporating multiple functional units together with sufficient hardware complexity to allow units to function relatively autonomously. The rejection makes reference to Fig. 2B of White and identifies the reservation stations 240R, etc., as corresponding to the control units claimed. As described in White, the respective reservation stations (RS) 235R, 240R, 245R, 260R and 265R are for storing OP CODEs from instructions which are not yet complete because operands for that instruction are not yet available to the functional unit. Each reservation station stores the instruction's OP CODE and operands together with tags which reserve places for the missing operands that will arrive at the reservation station later. This technique enhances performance by permitting microprocessor 200 to continue executing other instructions while the pending instruction is being assembled with its operands at the reservation station.

Details of a reservation station are shown in Fig. 5A of White and described in columns 21 and 22. Note column 22, lines 9-23:

When all information necessary to execute an ROP instruction has been assembled in the functional unit, the ROP instruction is then issued to execution unit 345 for execution. More particularly, the A operand and the B operand are provided to execution unit 345 by the reservation station. The opcode and destination tag for that instruction are provided to execution unit 345 by the tag and opcode location 380. The execution unit executes the instruction and generates a result. The execution unit then arbitrates for access to the result bus by sending a result request signal to an arbitrator (not shown). When the execution unit 345 is granted access to the result bus, a result grant signal is received by execution unit 345 from the arbitrator. Execution unit 345 then places the result on the designated result bus.

It may be seen therefore than in White, the "control unit" (reservations stations) do not control of a number of repetitions of execution of a functional unit as claimed.

With respect to claim 3, which was previously presented, the rejection describes "FIFO...register means adapted for supporting data-flow communication among said

functional units [285 of Figure 2A, the Reorder Buffer is a FIFO register...device which is utilized by all of the functional units to support data-flow...."

Applicant respectfully disagrees. There is no indication in White that the Reorder Buffer of White is a FIFO register. Typically, the Reorder Buffer of White would not be expected to be realized using a FIFO register.

Accordingly, the White cannot be said to anticipate the inventions recited in claims 1 and 10.

With regard to dependent claims 2, 3, and 5-9, and dependent claims 11, 13 and 14, these claims depend from independent claims 1 and 10, respectively, which have been shown to be patently distinguishable over the cited reference. Accordingly, these claims are also patently distinguishable and allowable over the cited references by virtue of their dependency upon an allowable base claims.

In view of the above, applicant submits that all of the above referred-to claims are patentable over the teachings of the cited references.

VIII. <u>CONCLUSION</u>

In view of the above analysis, it is respectfully submitted that the referenced teachings, whether taken individually or in combination, fail to anticipate or render obvious the subject matter of any of the present claims. Therefore, reversal of all outstanding grounds of rejection is respectfully solicited.

Date: September 20, 2005

By: Michael Ure Attorney for Applicant Registration No. 33,089 20 2005 2:00PM PHILIPS IP&S SAN JOSE, CA 4084749080

Serial No.: 10/020,019

IX. APPENDIX: THE CLAIMS ON APPEAL

1. A digital signal processing apparatus for executing a plurality of operations, comprising a plurality of functional units wherein each functional unit is adapted to execute operations, and control means for controlling said functional units, characterized in that said control means comprises a fetch unit, a decode unit, and a plurality of control units responsive to said decode unit, wherein at least one control unit is operatively associated with a respective functional unit for controlling its function, including controlling a number of repetitions of execution of its function, and each functional unit is adapted to execute operations in an autonomous manner under control of the control unit associated therewith.

- 2. An apparatus according to claim 1, characterized by FIFO (first-in/fist-out) register means adapted for supporting data-flow communication among said functional units.
- 3. A digital signal processing apparatus for executing a plurality of operations, comprising a plurality of functional units wherein each functional unit is adapted to execute operations, and control means for controlling said functional units in coordination with one another in response to a single fetch unit and a single decode unit, characterized by FIFO (first-in/fist-out) register means adapted for supporting data-flow communication among said functional units.

5. Apparatus according to any one of claims 2, characterized in that said FIFO register means comprises a plurality of FIFO registers.

6. An apparatus according to claim 1, characterized in that each of said functional units are provided with at least one control unit.

7. An apparatus according to claim 1, which apparatus is adapted to form a pipeline consisting of a plurality of stages, wherein each stage comprises a functional unit.

8. An apparatus according to claim 1, characterized in that for each control unit an instruction register and a counter are provided, where-in said counter indicates the number of times an instruction stored in said instruction register has to be executed by the corresponding functional unit.

9. An apparatus according to claim 1, further comprising a program memory means storing a main program, characterized in that said main program contains directives for instructing said control units.

10. A method for processing digital signals in a digital signal processing apparatus, comprising a plurality of functional units wherein each functional unit is adapted to execute operations, characterized in that said functional units are controlled by control means including a single fetch unit, a single decode unit and a plurality of control units wherein at least one control unit is operatively associated with a respective unit so that

each functional unit is able to execute operations in an autonomous manner under control of the control unit associated therewith, the control unit controlling a number of repetitions of execution of its associated functional unit.

- 11. An apparatus according to claim 9, characterized in that data-flow communication among said functional units is supported by FIFO (first-in/first-out) register means.
- 13. An apparatus according to claim 11, wherein a pipeline consisting of a plurality of stages is provided, and each stage is executed by a functional unit.
- 14. An apparatus according to claim 10, characterized in that the number of times an instruction stored has to be executed by a functional unit is counted by the corresponding control unit.

X. APPENDIX: RELATED PROCEEDINGS

NONE

XI. APPENDIX: EVIDENCE

NONE

PEGEIVED CENTRAL FAX CENTER

SEP 2 0 2005

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Before the Board of Patent Appeals and Interferences

In re the Application

Inventor

Pessolano

Application No.

10/020,019

Filed

December 7, 2001

For

DIGITAL SIGNAL PROCESSING APPARATUS

APPEAL BRIEF

On Appeal from Group Art Unit 2183

Date: September 20, 2005

By: Michael Ure Attorney for Applicant Registration No. 33,089

Certificate of Fax/Mailing Under 37 CFR 1.8

I hereby certify that this correspondence is being fixed to (571) 273-\$300 or deposited with the United States Postal Service as first class mail in an envelope addressed to the COMMISSIONER FOR PATENTS, Mail Stop Appeal, P.O. BOX 1450 ALEXANDRIA, VA 22313 on September 20, 2005.

Daniel L. Michalek (Name)

(Signature and Date)

Ali net

APPEAL Serial No.: 10/020,019

TABLE OF CONTENTS

		Page
I.	REAL PARTY IN INTEREST	3
II.	RELATED APPEALS AND INTERFERENCES	3
m.	STATUS OF CLAIMS	3
IV.	STATUS OF AMENDMENTS	3
V.	SUMMARY OF THE CLAIMED SUBJECT MATTER	3
VI.	GROUNDS OF REJECTION TO BE REVIEWED ON	
	APPEAL	5
VII.	ARGUMENT	6
VIII.	CONCLUSION	8
	APPENDICES: THE CLAIMS ON APPEAL	9
	RELATED PROCEEDINGS	
	EVIDENCE	•

TABLE OF CASES

NONE

.

AMMA

APPEAL Serial No.: 10/020,019

I. REAL PARTY IN INTEREST

The real party in interest is the assignee of the present application, Koninklijke Philips Electronics N.V., and not the party named in the above caption.

II. RELATED APPEALS AND INTERFERENCES

With regard to identifying by number and filing date all other appeals or interferences known to Appellant which will directly effect or be directly affected by or have a bearing on the Board's decision in this appeal, Appellant is not aware of any such appeals or interferences.

III. STATUS OF CLAIMS

Claims 1-3, 5-11, 13 and 14 are pending. All of these claims stand finally rejected, and form the subject matter of the present appeal.

IV. STATUS OF AMENDMENTS

All amendments have been entered. No amendment after final rejection has been submitted.

V. SUMMARY of the CLAIMED SUBJECT MATTER

The present invention relates to a data processing arrangement having multiple instruction execution units in which control of at least some of the execution units is a combination of global control and local control. Such a processing arrangement is illustrated in Fig. 5 of the specification and described, *inter alia*, in the paragraph

APPEAL

bridging pages 8 and 9 of the specification. Fig. 5 may be contrasted with the prior art arrangement of Fig. 2b. Compared with conventional arrangements, the invention results in increased performance because it is easier to keep the functional units busy.

Furthermore, fewer program memory accesses are required, resulting in lower power and

lower memory bandwidth requirements.

20 2005 2:01PM

Indpendent claim 1 relates to a digital signal processing apparatus for executing a plurality of operations, including a plurality of functional units wherein each functional unit is adapted to execute operations, and control means for controlling said functional units. The control means comprises a fetch unit, a decode unit, and a plurality of control units responsive to said decode unit. At least one control unit is operatively associated with a respective functional unit for controlling its function, including controlling a number of repetitions of execution of its function, and each functional unit is adapted to execute operations in an autonomous manner under control of the control unit associated therewith.

Independent claim 10 relates to a method for processing digital signals in a digital signal processing apparatus having a plurality of functional units wherein each functional unit is adapted to execute operations. The functional units are controlled by control means including a single fetch unit, a single decode unit and a plurality of control units. At least one control unit is operatively associated with a respective unit so that each functional unit is able to execute operations in an autonomous manner under control of the control unit associated therewith, the control unit controlling a number of repetitions of execution of its associated functional unit.

VI. GROUNDS of REJECTION to be REVIEWED ON APPEAL

The issues in the present matter are whether:

1. claims 1-3, 5-11, 13 and 14 are anticipated by White.

Applicant acquiesces in the rejections of claims 5 and 14 under USC 112, second paragraph. No review of these rejections is sought.

Carron i

4084749080

VII. ARGUMENT

I. Rejection of Claims 1-3, 5-11, 13 and 14 as anticipated by White

White discloses a "superscalar" microprocessor, i.e., incorporating multiple functional units together with sufficient hardware complexity to allow units to function relatively autonomously. The rejection makes reference to Fig. 2B of White and identifies the reservation stations 240R, etc., as corresponding to the control units claimed. As described in White, the respective reservation stations (RS) 235R, 240R, 245R, 260R and 265R are for storing OP CODEs from instructions which are not yet complete because operands for that instruction are not yet available to the functional unit. Each reservation station stores the instruction's OP CODE and operands together with tags which reserve places for the missing operands that will arrive at the reservation station later. This technique enhances performance by permitting microprocessor 200 to continue executing other instructions while the pending instruction is being assembled with its operands at the reservation station.

Details of a reservation station are shown in Fig. 5A of White and described in columns 21 and 22. Note column 22, lines 9-23:

When all information necessary to execute an ROP instruction has been assembled in the functional unit, the ROP instruction is then issued to execution unit 345 for execution. More particularly, the A operand and the B operand are provided to execution unit 345 by the reservation station. The opcode and destination tag for that instruction are provided to execution unit 345 by the tag and opcode location 380. The execution unit executes the instruction and generates a result. The execution unit then arbitrates for access to the result bus by sending a result request signal to an arbitrator (not shown). When the execution unit 345 is granted access to the result bus, a result grant signal is received by execution unit 345 from the arbitrator. Execution unit 345 then places the result on the designated result bus.

It may be seen therefore than in White, the "control unit" (reservations stations) do not control of a number of repetitions of execution of a functional unit as claimed.

With respect to claim 3, which was previously presented, the rejection describes "FIFO...register means adapted for supporting data-flow communication among said

functional units [285 of Figure 2A, the Reorder Buffer is a FIFO register...device which is utilized by all of the functional units to support data-flow...."

Applicant respectfully disagrees. There is no indication in White that the Reorder Buffer of White is a FIFO register. Typically, the Reorder Buffer of White would not be expected to be realized using a FIFO register.

Accordingly, the White cannot be said to anticipate the inventions recited in claims 1 and 10.

With regard to dependent claims 2, 3, and 5-9, and dependent claims 11, 13 and 14, these claims depend from independent claims 1 and 10, respectively, which have been shown to be patently distinguishable over the cited reference. Accordingly, these claims are also patently distinguishable and allowable over the cited references by virtue of their dependency upon an allowable base claims.

In view of the above, applicant submits that all of the above referred-to claims are patentable over the teachings of the cited references.

VIII. CONCLUSION

In view of the above analysis, it is respectfully submitted that the referenced teachings, whether taken individually or in combination, fail to anticipate or render obvious the subject matter of any of the present claims. Therefore, reversal of all outstanding grounds of rejection is respectfully solicited.

Date: September 20, 2005

By: Michael Ure Attorney for Applicant Registration No. 33,089

IX. APPENDIX: THE CLAIMS ON APPEAL

- 1. A digital signal processing apparatus for executing a plurality of operations, comprising a plurality of functional units wherein each functional unit is adapted to execute operations, and control means for controlling said functional units, characterized in that said control means comprises a fetch unit, a decode unit, and a plurality of control units responsive to said decode unit, wherein at least one control unit is operatively associated with a respective functional unit for controlling its function, including controlling a number of repetitions of execution of its function, and each functional unit is adapted to execute operations in an autonomous manner under control of the control unit associated therewith.
- 2. An apparatus according to claim 1, characterized by FIFO (first-in/fist-out) register means adapted for supporting data-flow communication among said functional units.
- 3. A digital signal processing apparatus for executing a plurality of operations, comprising a plurality of functional units wherein each functional unit is adapted to execute operations, and control means for controlling said functional units in coordination with one another in response to a single fetch unit and a single decode unit, characterized by FIFO (first-in/fist-out) register means adapted for supporting data-flow communication among said functional units.

5. Apparatus according to any one of claims 2, characterized in that said FIFO register means comprises a plurality of FIFO registers.

6. An apparatus according to claim 1, characterized in that each of said functional units are provided with at least one control unit.

7. An apparatus according to claim 1, which apparatus is adapted to form a pipeline consisting of a plurality of stages, wherein each stage comprises a functional unit.

8. An apparatus according to claim 1, characterized in that for each control unit an instruction register and a counter are provided, where-in said counter indicates the number of times an instruction stored in said instruction register has to be executed by the corresponding functional unit.

9. An apparatus according to claim 1, further comprising a program memory means storing a main program, characterized in that said main program contains directives for instructing said control units.

10. A method for processing digital signals in a digital signal processing apparatus, comprising a plurality of functional units wherein each functional unit is adapted to execute operations, characterized in that said functional units are controlled by control means including a single fetch unit, a single decode unit and a plurality of control units wherein at least one control unit is operatively associated with a respective unit so that

each functional unit is able to execute operations in an autonomous manner under control of the control unit associated therewith, the control unit controlling a number of repetitions of execution of its associated functional unit.

- 11. An apparatus according to claim 9, characterized in that data-flow communication among said functional units is supported by FIFO (first-in/first-out) register means.
- 13. An apparatus according to claim 11, wherein a pipeline consisting of a plurality of stages is provided, and each stage is executed by a functional unit.
- 14. An apparatus according to claim 10, characterized in that the number of times an instruction stored has to be executed by a functional unit is counted by the corresponding control unit.

X. <u>APPENDIX: RELATED PROCEEDINGS</u>

NONE

XI. APPENDIX: EVIDENCE

NONE

RECEIVED
CENTRAL FAX CENTER

SEP 2 v Luus

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Before the Board of Patent Appeals and Interferences

In re the Application

Inventor

Pessolano

Application No.

10/020,019

Filed

December 7, 2001

For

DIGITAL SIGNAL PROCESSING APPARATUS

APPEAL BRIEF

On Appeal from Group Art Unit 2183

Date: September 20, 2005

By: Michael Ure Attorney for Applicant Registration No. 33,089

Certificate of Fax/Mailing Under 37 CFR 1.8

I hereby certify that this correspondence is being faxed to (571) 273-\$300 or deposited with the United States Postal Service as first class mail in an envelope addressed to the COMMISSIONER FOR PATENTS, Mail Stop Appeal, P.O. BOX 1450 ALEXANDRIA, VA 22313 on September 20, 2005.

Daniel L. Michalek	
Name)	

(Signature and Date)

TABLE OF CONTENTS

		Page
I.	REAL PARTY IN INTEREST	3
II.	RELATED APPEALS AND INTERFERENCES	3
m.	STATUS OF CLAIMS	3
IV.	STATUS OF AMENDMENTS	3
V.	SUMMARY OF THE CLAIMED SUBJECT MATTER	3
УL.	GROUNDS OF REJECTION TO BE REVIEWED ON	
	APPEAL	5
VII.	ARGUMENT	6
VIII.	CONCLUSION	8
	APPENDICES: THE CLAIMS ON APPEAL	9
	RELATED PROCEEDINGS	
	EVIDENCE	

TABLE OF CASES

NONE

I. REAL PARTY IN INTEREST

The real party in interest is the assignee of the present application, Koninklijke Philips Electronics N.V., and not the party named in the above caption.

II. RELATED APPEALS AND INTERFERENCES

With regard to identifying by number and filing date all other appeals or interferences known to Appellant which will directly effect or be directly affected by or have a bearing on the Board's decision in this appeal, Appellant is not aware of any such appeals or interferences.

III. STATUS OF CLAIMS

Claims 1-3, 5-11, 13 and 14 are pending. All of these claims stand finally rejected, and form the subject matter of the present appeal.

IV. STATUS OF AMENDMENTS

All amendments have been entered. No amendment after final rejection has been submitted.

V. SUMMARY of the CLAIMED SUBJECT MATTER

The present invention relates to a data processing arrangement having multiple instruction execution units in which control of at least some of the execution units is a combination of global control and local control. Such a processing arrangement is illustrated in Fig. 5 of the specification and described, *inter alia*, in the paragraph

APPEAL

bridging pages 8 and 9 of the specification. Fig. 5 may be contrasted with the prior art arrangement of Fig. 2b. Compared with conventional arrangements, the invention results in increased performance because it is easier to keep the functional units busy.

Furthermore, fewer program memory accesses are required, resulting in lower power and lower memory bandwidth requirements.

Indpendent claim 1 relates to a digital signal processing apparatus for executing a plurality of operations, including a plurality of functional units wherein each functional unit is adapted to execute operations, and control means for controlling said functional units. The control means comprises a fetch unit, a decode unit, and a plurality of control units responsive to said decode unit. At least one control unit is operatively associated with a respective functional unit for controlling its function, including controlling a number of repetitions of execution of its function, and each functional unit is adapted to execute operations in an autonomous manner under control of the control unit associated therewith.

Independent claim 10 relates to a method for processing digital signals in a digital signal processing apparatus having a plurality of functional units wherein each functional unit is adapted to execute operations. The functional units are controlled by control means including a single fetch unit, a single decode unit and a plurality of control units. At least one control unit is operatively associated with a respective unit so that each functional unit is able to execute operations in an autonomous manner under control of the control unit associated therewith, the control unit controlling a number of repetitions of execution of its associated functional unit.

VI. GROUNDS of REJECTION to be REVIEWED ON APPEAL

The issues in the present matter are whether:

1. claims 1-3, 5-11, 13 and 14 are anticipated by White.

Applicant acquiesces in the rejections of claims 5 and 14 under USC 112, second paragraph. No review of these rejections is sought.

VII. ARGUMENT

I. Rejection of Claims 1-3, 5-11, 13 and 14 as anticipated by White

White discloses a "superscalar" microprocessor, i.e., incorporating multiple functional units together with sufficient hardware complexity to allow units to function relatively autonomously. The rejection makes reference to Fig. 2B of White and identifies the reservation stations 240R, etc., as corresponding to the control units claimed. As described in White, the respective reservation stations (RS) 235R, 240R, 245R, 260R and 265R are for storing OP CODEs from instructions which are not yet complete because operands for that instruction are not yet available to the functional unit. Each reservation station stores the instruction's OP CODE and operands together with tags which reserve places for the missing operands that will arrive at the reservation station later. This technique enhances performance by permitting microprocessor 200 to continue executing other instructions while the pending instruction is being assembled with its operands at the reservation station.

Details of a reservation station are shown in Fig. 5A of White and described in columns 21 and 22. Note column 22, lines 9-23:

When all information necessary to execute an ROP instruction has been assembled in the functional unit, the ROP instruction is then issued to execution unit 345 for execution. More particularly, the A operand and the B operand are provided to execution unit 345 by the reservation station. The opcode and destination tag for that instruction are provided to execution unit 345 by the tag and opcode location 380. The execution unit executes the instruction and generates a result. The execution unit then arbitrates for access to the result bus by sending a result request signal to an arbitrator (not shown). When the execution unit 345 is granted access to the result bus, a result grant signal is received by execution unit 345 from the arbitrator. Execution unit 345 then places the result on the designated result bus.

It may be seen therefore than in White, the "control unit" (reservations stations) do not control of a number of repetitions of execution of a functional unit as claimed.

With respect to claim 3, which was previously presented, the rejection describes "FIFO...register means adapted for supporting data-flow communication among said

APPEAL

Serial No.: 10/020,019

functional units [285 of Figure 2A, the Reorder Buffer is a FIFO register...device which is utilized by all of the functional units to support data-flow...."

7 10 H 1.

Applicant respectfully disagrees. There is no indication in White that the Reorder Buffer of White is a FIFO register. Typically, the Reorder Buffer of White would not be expected to be realized using a FIFO register.

Accordingly, the White cannot be said to anticipate the inventions recited in claims 1 and 10.

With regard to dependent claims 2, 3, and 5-9, and dependent claims 11, 13 and 14, these claims depend from independent claims 1 and 10, respectively, which have been shown to be patently distinguishable over the cited reference. Accordingly, these claims are also patently distinguishable and allowable over the cited references by virtue of their dependency upon an allowable base claims.

In view of the above, applicant submits that all of the above referred-to claims are patentable over the teachings of the cited references.

APPEAL

Serial No.: 10/020,019

VIII. CONCLUSION

In view of the above analysis, it is respectfully submitted that the referenced teachings, whether taken individually or in combination, fail to anticipate or render obvious the subject matter of any of the present claims. Therefore, reversal of all outstanding grounds of rejection is respectfully solicited.

Date: September 20, 2005

By: Michael Ure Attorney for Applicant Registration No. 33,089

IX. APPENDIX: THE CLAIMS ON APPEAL

- 1. A digital signal processing apparatus for executing a plurality of operations, comprising a plurality of functional units wherein each functional unit is adapted to execute operations, and control means for controlling said functional units, characterized in that said control means comprises a fetch unit, a decode unit, and a plurality of control units responsive to said decode unit, wherein at least one control unit is operatively associated with a respective functional unit for controlling its function, including controlling a number of repetitions of execution of its function, and each functional unit is adapted to execute operations in an autonomous manner under control of the control unit associated therewith.
- 2. An apparatus according to claim 1, characterized by FIFO (first-in/fist-out) register means adapted for supporting data-flow communication among said functional units.
- 3. A digital signal processing apparatus for executing a plurality of operations, comprising a plurality of functional units wherein each functional unit is adapted to execute operations, and control means for controlling said functional units in coordination with one another in response to a single fetch unit and a single decode unit, characterized by FIFO (first-in/fist-out) register means adapted for supporting data-flow communication among said functional units.

- 5. Apparatus according to any one of claims 2, characterized in that said FIFO register means comprises a plurality of FIFO registers.
- 6. An apparatus according to claim 1, characterized in that each of said functional units are provided with at least one control unit.
- 7. An apparatus according to claim 1, which apparatus is adapted to form a pipeline consisting of a plurality of stages, wherein each stage comprises a functional unit.
- 8. An apparatus according to claim 1, characterized in that for each control unit an instruction register and a counter are provided, where-in said counter indicates the number of times an instruction stored in said instruction register has to be executed by the corresponding functional unit.
- 9. An apparatus according to claim 1, further comprising a program memory means storing a main program, characterized in that said main program contains directives for instructing said control units.
- 10. A method for processing digital signals in a digital signal processing apparatus, comprising a plurality of functional units wherein each functional unit is adapted to execute operations, characterized in that said functional units are controlled by control means including a single fetch unit, a single decode unit and a plurality of control units wherein at least one control unit is operatively associated with a respective unit so that

each functional unit is able to execute operations in an autonomous manner under control of the control unit associated therewith, the control unit controlling a number of repetitions of execution of its associated functional unit.

- 11. An apparatus according to claim 9, characterized in that data-flow communication among said functional units is supported by FIFO (first-in/first-out) register means.
- 13. An apparatus according to claim 11, wherein a pipeline consisting of a plurality of stages is provided, and each stage is executed by a functional unit.
- 14. An apparatus according to claim 10, characterized in that the number of times an instruction stored has to be executed by a functional unit is counted by the corresponding control unit.

X. APPENDIX: RELATED PROCEEDINGS

NONE

XI. APPENDIX: EVIDENCE

NONE